DESIGN AND IMPLEMENTATION OF TWO-DIMENSIONAL CONVOLUTION ON PYNQ-Z2 FPGA DEVELOPMENT BOARD
About this article
Received: 22/11/20                Revised: 25/12/20                Published: 11/01/21Abstract
Keywords
Full Text:
PDF (Tiếng Việt)References
[1] C. Ben, Implementation of 2D Convolution on FPGA, GPU and CPU, Imperial College Report, 2006.
[2] P. Stefania, M. Lanuzza, P. Corsonello, and G. Cocorullo, "A high-performance fully reconfigurable FPGA-based 2D convolution processor," Microprocessors and Microsystems, vol. 29, no. 8-9, pp. 381-391, 2005
[3] Y. Chen, T. Krishna, J. S. Emer, and V. Sze, "Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks," IEEE Journal of Solid-State Circuits, vol. 52, no. 1, pp. 127-138, Jan. 2017.
[4] TUL Technology Unlimited, “TUL PYNQ™-Z2 board”. [Online]. Available: http://www.tul.com.tw/ProductsPYNQ-Z2.html. [Accessed Nov. 21, 2020].
[5] PYNQ Overlay Tutorials. [Online]. Available: https://pynq.readthedocs.io/en/v2.5.1/pynq_overlays.html. [Accessed Nov. 21, 2020].
[6] Bishop, and W. David, "VHDL-2008 support library", 2011. [Online]. Available: https://github.com/FPHDL/fphdl. [Accessed Nov. 21, 2020].
[7] S. Gupta, A. Agrawal, K. Gopalakrishnan, and P. Narayanan, “Deep learning with limited numerical precision,” in Proceedings of the 32nd International Conference on International Conference on Machine Learning, 2015, vol. 37 (ICML’15). JMLR.org, pp. 1737-1746.
Refbacks
- There are currently no refbacks.





